Home > News > In the News
Home > Topics > eVCs
All of these categories
Q&A: Why The e Verification Language Is Alive And Well
(Fri, 19 Feb 2010 20:40:12)
TLM-Driven Design and Verification Solution
(Wed, 15 Jul 2009 07:56:11)
[ eVCs | SBT&D ]
This article describes the test wrapper implementation of a popular embedded microprocessor, along with an automated approach for verifying the wrapper's compliance to the standard.
'Compact JTAG’ standard targets on-chip debug
(Fri, 05 Sep 2008 13:26:06)
IEEE Working Group Announces Updated 1647-2008 e Language Standard
(Thu, 29 May 2008 14:39:42)

  |<   <   1   2   3   4   5   >   >|

Sort by Date Title Hits


Functional Verification IP
UART eVC
CE-ATA eVC
IrDA® eVC
Customer Quotes
Globetech a premier Cadence partner
"Globetech is a [Cadence] premier Verification Alliance Partner with years of verification expertise, complemented by readily available verification IP. They substantially improve customers' time to productivity, and give them greater confidence in first-pass success."

Steven Glaser, Corporate VP Marketing, Cadence Verification Division [read more]