Home > Topics > Post-silicon

[ Papers ]
This paper introduces a unified DFT Verification Methodology, aimed at providing a complete, methodical and fully automated path from test specification to DFT closure. We will also examine the benefits of this approach, looking at how this methodology can help bridge the widening gap between design and test.
Design For Testability (DFT) Consulting
IEEE 1149.1 (JTAG) eVC
The JTAG eVC is capable of verifying all compliant TAPs and scan chain architectures, with enhanced automation.
[ Papers ]
This brief article discusses how to plan DFT verification against test intent, ensure compatibility with standards and functional correctness, and create a complete, methodical, and fully automated path from specification to closure.
[ Brochures ]
The JTAG eVC is a complete DFT verification environment capable of verifying IEEE 1149.1 test infrastructures.

  |<   <   1   2   >   >|

Sort by Date Title Hits


Functional Verification IP
UART eVC
CE-ATA eVC
IrDA® eVC
Customer Quotes
Globetech VIP major contributor for STMicro
“Globetech’s high quality products, outstanding support and on-time deliverables have made a major contribution to the success of our [CJTAG] IP development.”

François Oswald, Digital Design Director, Wireless Multimedia Division, STMicroelectronics [read more]