Home > Resources > Papers
Home > Topics > eVCs
All of these categories
New Cadence Incisive Enterprise Technology Eases Creation of Verification Scenarios
(Mon, 24 Apr 2006 06:00:00)
CDNusers.org
()
VERIFICATION: IEEE standardizes 'e' language
(Mon, 10 Apr 2006 06:33:41)
IEEE Ratifies First Open 'e' Language Standard for Verifying Complex System-on-Chip Designs
(Thu, 06 Apr 2006 09:57:16)
[ Storage | Papers ]

In this paper we describe a verification environment developed for the emerging CE-ATA interface that can be used as a plug-n-play verification component into any SoC that implements a CE-ATA bus. The paper was presented at IP/SoC 2005, Grenoble, France.

  |<   <   1   2   3   4   >   >|

Sort by Date Title Hits


Functional Verification IP
UART eVC
CE-ATA eVC
IrDA® eVC
Customer Quotes
Globetech a premier Cadence partner
"Globetech is a [Cadence] premier Verification Alliance Partner with years of verification expertise, complemented by readily available verification IP. They substantially improve customers' time to productivity, and give them greater confidence in first-pass success."

Steven Glaser, Corporate VP Marketing, Cadence Verification Division [read more]