Home > Resources > Papers
Home > Topics > eVCs
All of these categories
[ Post-silicon | Papers ]
This paper introduces a unified DFT Verification Methodology, aimed at providing a complete, methodical and fully automated path from test specification to DFT closure. We will also examine the benefits of this approach, looking at how this methodology can help bridge the widening gap between design and test.
[ Post-silicon | Papers ]
This brief article discusses how to plan DFT verification against test intent, ensure compatibility with standards and functional correctness, and create a complete, methodical, and fully automated path from specification to closure.
[ Cadence VPA | Papers ]
Project management is all about planning and execution. But if everyone properly plans their verification project, why do quality problems and schedule slips persist? It really comes down to the adage, “Begin with the end in mind.” A good plan contains detailed goals using measurable metrics, along with optimal resource usage and realistic schedule estimates.

  |<   <   1   2   3   4   >   >|

Sort by Date Title Hits


Functional Verification IP
Customer Quotes
Globetech a premier Cadence partner
"Globetech is a [Cadence] premier Verification Alliance Partner with years of verification expertise, complemented by readily available verification IP. They substantially improve customers' time to productivity, and give them greater confidence in first-pass success."

Steven Glaser, Corporate VP Marketing, Cadence Verification Division [read more]