Home > Resources > Brochures

[ Storage ]
The CE-ATA eVC, based on a layered checker architecture, can be used to verify CE-ATA Hosts and Devices.
[ Post-silicon ]
The JTAG eVC is a complete DFT verification environment capable of verifying IEEE 1149.1 test infrastructures.
[ Post-silicon ]
The IEEE 1500 eVC is an DFT verification environment capable of verifying IEEE 1500 compliant test infrastructures.
[ Peripherals ]
The IrDA eVC is an interface-level verification environment which can be used to verify infrared SIR, MIR and FIR interfaces.
[ Peripherals ]
The UART eVC is an interface-level eVC which can be used to verify any UART interface.

  |<   <   1   2   >   >|

Sort by Date Title Hits


Functional Verification IP
Customer Quotes
IPextreme and Globetech Solutions Announce Availability of Industry’s First Complete IEEE 1149.7 cJTAG IP Solution
“Ease of integration and having a complete solution is critical to the success of any semiconductor IP core. Our close working relationship with Globetech, a leader in design verification and test solutions, will ensure that our customers will have interoperable world class VIP available for integration of our cJTAG SIP into their SoC.”

Rick Tomihiro, VP of Marketing, IPextreme [read more]