Globetech Solutions :: IEEE Ratifies First Open 'e' Language Standard for Verifying Complex System-on-Chip Designs

Home > Resources > Papers
Home > Topics > eVCs
Any of these categories - All of these categories

IEEE Ratifies First Open 'e' Language Standard for Verifying Complex System-on-Chip Designs D&R
For the full article, please visit the D&R website.

Posted on Thu, 06 April 2006 09:57:16

Functional Verification IP

	IEEE 1149.7™ VIP
	IEEE 1149.1 (JTAG) eVC
	IEEE 1500 (SECT) eVC

Functional Verification IP

	UART eVC
	CE-ATA eVC
	IrDA® eVC

Latest News

	2010-02-19 Q&A: Why The e Verification Language Is Alive And Well - Cadence.com
	2010-02-11 IPextreme and Globetech Solutions Announce Availability of Industry’s First Complete IEEE 1149.7 cJTAG IP Solution
	2009-07-15 TLM-Driven Design and Verification Solution - Cadence.com
	2008-09-05 'Compact JTAG’ standard targets on-chip debug - SCDsource

Customer Quotes

Samsung relies on Globetech VIP for advanced verification
"Globetech's verification IP plays an instrumental role in ensuring our group minimizes verification risk. Their technical support team has provided prompt and highly competent verification expertise that has helped us meet our project specific needs."

Milind Parab, Senior Development Manager, System LSI Division, Samsung India [read more]